High Performance Frc Adcs with Gain Calibration
نویسندگان
چکیده
In this paper we introduce an offline digital calibration technique that allows the feed-forward residue compensation (FRC) architecture to provide a 70-Msps 15-bit converter with a final spurious-free dynamic range (SFDR) of over 100dB. We develop analytical expressions for the maximum accuracy that can result from this architecture. Simulations of the overall architecture including device mismatch and finite amplifier gain were used to validate the calibration technique.
منابع مشابه
An Analysis of Time Interleaved-ADC through Literature Review
In this research survey work we have presented the performance analysis of TI-ADC in order to enhance the performance it is very important to prepare a survey so we have done through a literature survey. In many mix-signal systems, analog-to-digital converters (ADCs) play an important role for digitizing analog signal. To design high-speed and high-resolution ADCs, multichannel ADC structure is...
متن کاملBackground Calibration Techniques for Multistage Pipelined ADCs With Digital Redundancy
The proposed digital background calibration scheme, applicable to multistage (pipelined or algorithmic/cyclic) analog-to-digital converters (ADCs), corrects the linearity errors resulting from capacitor mismatches and finite opamp gain. A high-accuracy calibration is achieved by recalculating the digital output based on each stage’s equivalent radix. The equivalent radices are extracted in the ...
متن کاملA Novel Digital Calibration Technique for Gain and Offset Mismatch in TIΣΔ ADCs
Time interleaved sigma-delta (TIΣΔ) architecture is a potential candidate for high bandwidth analog to digital converters (ADC) which remains a bottleneck for software and cognitive radio receivers. However, the performance of the TIΣΔ architecture is limited by the unavoidable gain and offset mismatches resulting from the manufacturing process. This paper presents a novel digital calibration m...
متن کاملUsing Orthogonal Sequences in "blind" Calibration of an Array of Analog-to-digitalconverters
Fig. 1 N-path Time-interleaved ADC • In this paper, we propose a new calibration scheme suitable forimproving the fidelity of data-conversion in an array of ADCs, which is otherwise degraded largely due to mismatches in the non-ideaI behaviours among the individuaI ADCs in the array. This work will focus on correcting the ill-effects suffered by the array of ADCs due to mismatches in gain and o...
متن کاملDigital Calibration and Correction Methods for CMOS Analog-to-Digital Converters
Along with the miniaturization of CMOS-LSIs, control methods for LSIs have been extensively developed. The most predominant method is to digitize observed values as early as possible and to use digital control. Thus, many types of analog-to-digital converters (ADCs) have been developed such as temperature, time, delay, and frequency converters. ADCs are the easiest circuits into which digital c...
متن کامل